
IDT5V49EE902
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
3
IDT5V49EE902
REV P 092412
PIN CONFIGURATION
.
Pin Descriptions
32 pin VFQFPN
(Top View)
16
VDDO
5
15
OU
T5b
11
OU
T
4
b
14
OU
T5
13
GN
D
12
VDDO
4
10
OU
T
4
9
VDDO
1
17
GND
18
SDAT
20
CLKSEL
21
AVDD
22
GND
OUT6
23
24
OUT3
SCLK
19
25
VDDO3
SE
L
2
26
27
SE
L
1
28
SE
L
0
31
GND
30
OU
T0
32
VD
D
29
S
D
/OE
1
VDD
2
XOUT
4
VDDx
3
XIN/REF
5
CLKIN
GND
6
7
OUT1
OUT2
8
Pin Name
NL32
Pin#
I/O
Pin Type
Pin Description
CLKIN
5
I
LVTTL
Input clock. Weak internal pull down resistor.
XOUT
2
O
LVTTL
CRYSTAL_OUT -- Reference crystal feedback.
XIN / REF
3
I
LVTTL
CRYSTAL_IN -- Reference crystal input or external
reference clock input.
SDAT
18
I/O
Open Drain
Bidirectional I2C data. An external pull-up resistor is
required. See I2C specification for pull-up value
recommendation.
SCLK
19
I
LVTTL
I2C clock. An external pull-up resistor is required. See
I2C specification for pull-up value recommendation.
CLKSEL
20
I
LVTTL
Input clock selector. Weak internal pull down resistor.
SEL2
26
I
LVTTL
Configuration select pin. Weak internal pull down
resistor.
SEL1
27
I
LVTTL
Configuration select pin. Weak internal pull down
resistor.
SEL0
28
I
LVTTL
Configuration select pin. Weak internal pull down
resistor.
SD/OE
29
I
LVTTL
Enables/disables the outputs or powers down the chip.
The SP bit (0x02) controls the polarity of the signal to be
either active HIGH or LOW. (Default is active LOW.)
Weak internal pull down resistor.
OUT0
30
O
LVTTL
Configurable clock output 0. 3.3V LVTTL levels.